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Abstract—Based on the cavity-mode model, we have developed a
fast algorithm for calculating power bus impedance in multilayer
printed circuit boards. The fast algorithm is based on a closed-form
expression for the impedance matrix of a rectangular power bus
structure; this expression was obtained by reducing the original
double infinite series into a single infinite series under an approx-
imation. The convergence of the single series is further acceler-
ated analytically. The accelerated single summation enables much
faster computation, since use of only a few terms is enough to ob-
tain good accuracy. In addition, we propose two ways to compen-
sate for the error due to the approximation involved in the process
of reducing the double series to the single series, and have demon-
strated that these two techniques are almost equivalent.
Index Terms—Cavity-mode model, closed-form expression for
fast calculation, power bus impedance, power bus resonance.
I. INTRODUCTION
POWER bus resonances in a multilayer printed circuitboard (PCB) are a problem, since the resonances not
only cause radiated emission as electromagnetic (EM) inter-
ference, but also give rise to simultaneous switching noise as
a signal integrity problem in high-speed digital circuits. Power
bus noise suppression has thus become a major concern for
electromagnetic compatibility (EMC) engineers engaged in
high-speed PCB design. Fast and accurate estimation of the
power bus noise early in a board’s design cycle is desirable to
ensure the signal integrity and EMC of the product. The main
aim of our work has been to develop a modeling tool suitable
for this purpose.
Current multilayer PCBs often use entire solid power-return
(ground) plane pairs for DC power distribution (a power bus).
With the continuous increase in clock rates, it seems reason-
able to consider the power distribution system in PCBs as a dy-
namic EM system, in which the propagation effects are impor-
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tant. In fact, the power-return plane pairs in PCBs must be con-
sidered as a parallel-plate waveguide system. Most of the EM
energy associated with the transient process remains captured
within the two planes, which actually form an edges-open res-
onator; in other words, a patch antenna. Through various mod-
eling methods, such as the distributed lumped-element equiva-
lent circuit model [1], [2], the partial-element equivalent circuit
(PEEC) approach [3], and numerical models based on the finite-
element method [4] and finite-difference time-domain method
[5] have been successfully applied to model power bus struc-
tures in PCBs. These models are relatively complex, and re-
quire a significant amount of computing time to achieve accurate
results.
In addition to the above-mentioned models, a full
cavity-mode model [6], [7] has also been used to charac-
terize the rectangular power bus structure as a planar multiport
microwave circuit [8], [9]. In the cavity-mode model, the input
impedance of a port and/or the transfer impedance between
two ports on a power bus can be expressed by a closed-form
expression in a double infinite series. The double infinite series
converges very slowly, though, particularly when used to calcu-
late the self-input impedance for a small port dimension [10].
Usually, over a million terms must be computed to achieve
good accuracy. As was done in the analysis of microwave
planar circuits [11], the double infinite series can be reduced
to a single infinite series by using a summation formula of a
Fourier series under the assumption that the two-dimensional
(2-D) port can be regarded as a 1-D port. Though the single
series will take much less computation time than the double
series, over a thousand terms still have to be computed to
achieve good accuracy for the input impedance. In addition,
an error occurs between the input impedances calculated using
the double summation and those using the single summation.
This error is due to the approximation involved in the process
of reducing the double series to the single series.
In this paper, we propose a fast algorithm which can accel-
erate the convergence of the single infinite series [12], [13]. We
have found that using just a few terms is sufficient to achieve
good accuracy with the fast algorithm. Moreover, we show that
the error between the double summation and the single sum-
mation can be compensated for in two ways. One is to subtract
a “virtual” inductance term whose value depends only on the
spacing between the two planes, regardless of the other board
0018-9375/$20.00 © 2005 IEEE
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Fig. 1. Geometry of a rectangular power bus structure and its planar circuit model with external passive components and/or active devices.
dimensions and parameters. Another is to double the width of
the 1-D port so that its circumference becomes equal to that of
the corresponding 2-D port. We have found that these two tech-
niques are almost equivalent to each other.
II. CAVITY-MODE MODEL
The cavity-mode model is an analytical description of the
impedance matrix ( parameters) of a power bus structure (a
bare board). The impedance matrix can be expressed in terms of
the eigenfunctions and eigenvalues of the Helmholtz problem,
by selecting a Green function [9] of the 2-D Helmholtz equa-
tion with the boundary condition of the second kind (the perfect
magnetic conductor sidewalls), since most PCBs are electrically
thin. Each “mode” in the -parameter expression corresponds
to a pole in the impedance. The full-mode representation of the
parameters of the power/ground plane structure is an infinite
summation of modes, and results in an infinite number of poles.
A. The Double Summation
For a rectangular power bus structure with length and width
(Fig. 1), based on the Green’s function of the 2-D Helmholtz
equation which satisfies the boundary condition of the second
kind on the four sidewalls of the dielectric layer, the -matrix
elements can be obtained as [6]–[9]
(1)
where ; , ; ,
, , and are the coordinates of the center of the th and
th ports in the and directions, respectively. is much less
than the wavelengths of interest and represents the port half-
width (we assume for simplicity that the port sizes in the and
directions for the th and th ports are the same); is the
dielectric thickness (spacing) between the power/ground planes;
is the radian frequency; and . The constant
if , and if . Similarly, if ,
and if .
The complex transverse wavenumber in the denominator of
(1) is determined as we did in [12] and [13], and is given as
(2)
where and denote the permeability and permittivity of
the dielectric, and the surface impedance of the imperfect
conductor of the power/ground planes is given as in [14]
(3)
where is the surface resistivity of the conductive layer, and
is the skin depth of field penetration into the conductor. To
obtain sufficiently accurate power bus impedance, both the di-
electric and conductor losses must be taken into account. The
dielectric loss naturally appears in the imaginary part of the di-
electric constant , : the
loss tangent), while the conductor loss is incorporated into the
surface impedance of the conductor.
B. The Single Summation
As Fig. 1 shows, a board mounted with active devices or pas-
sive components can be considered a multiport circuit network
interconnected by the -matrix elements of the bare board. In
principle, for a port circuit network, the number of -ma-
trix elements that need to be calculated is due to
the symmetry of the matrix , for each frequency
of interest. The computation of the double summation in (1) is
obviously time consuming, so it is not suitable for practical use
if is large. In addition, the double series is extremely slow
to converge for the self-input impedance, because of the sin-
gularity of the Green function as the field point approaches to
the source point. Therefore, we wanted to reduce the double se-
ries to a much more rapidly converging series through analytical
techniques. Actually, by using a summation formula of a Fourier
series [15]
(4)
we can reduce the double infinite series in (1) to a single infinite
series [11], [12], and the resulting series is given as
(5)
where , and .
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Fig. 2. (a) A 2-D port is directly reduced to a 1-D port under the approximation
(6). (b) The error due to (6) can be compensated for by setting the circumference
of the 1-D port equal to that of the 2-D port.
Notice that to obtain (5) from (1), we have made use of the
approximation
(6)
This approximation physically means that the 2-D port is now
regarded as a 1-D port, as shown in Fig. 2(a), and will result in an
error between the results calculated by (1) and (5) for the input
impedance. Note also that no approximation is involved in the
reducing process for the port located at the edges with or
, since in this case, the port itself is 1-D, rather than 2-D,
as in the case of most microwave planar circuits where the patch
is commonly fed by microstrip lines.
C. The Fast Algorithm
Looking at (5), it is clear that as long as ( be-
comes imaginary), the series converges quite quickly, except for
the case of being very close to unity. When or
, the convergence is poor and thousands of terms are
necessary. To speed up the convergence of the series in (5) for
this case, the series may be written as
(7)
where the second series on the right is rapidly converging, pro-
vided is equal or very close to unity, while the first series on
the right is analytically summable with the help of [15]
(8)
where for and
for . is given as
(9)
Using this function, a fast algorithm can then be developed for
calculating the -matrix elements. The expression for the self-
input impedance element is given as
(10)
Fig. 3. Input impedance of a 237162 mm board calculated by: (a) the double
summation (1), (b) the single summation (5), or (c) the fast algorithm (10).
N is the number of terms used in the calculations.
The detailed derivation of (10) and the definitions of terms can
be found in the Appendix.
III. RESULTS AND DISCUSSION
We performed numerical calculations to check the conver-
gence and the accuracy of the fast algorithm. The infinite se-
ries in both (1) and (5) has to be truncated in practical calcula-
tions. The maximum number (for both and in the
double series, and in the single series) used in the calcu-
lation is denoted by . The obtained results are considered to
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Fig. 4. Equivalent circuit for the input impedance of a power bus structure.
be the converged ones, when the relative error on the magnitude
of the impedance calculated by truncating at and at ,
is less than . The power bus is commonly fed by a coaxial
probe or interconnected to active devices and passive compo-
nents through circular vias, so the shape of a port is circular
in practice, rather than square, as assumed in the cavity-mode
model. The equivalent half-width of a square port can be de-
termined as , where is the radius of the corre-
sponding circular port, assuming that their circumferences are
equal to each other. In all of the following calculations, the con-
ductor for the power/ground planes is considered to be copper
of conductivity [S/m]. The dielectric substrate
between the two planes is assumed to be FR-4 glass epoxy of
relative permittivity , with a loss tangent of 0.01 or
0.02.
We calculated the input impedance of a 237 162 mm power
bus using the double series in (1), the single series in (5), and
the fast algorithm in (10) with different numbers of terms for
summation. The feed port was located at (40 mm, 59 mm) with
the port dimension mm. The dielectric layer thick-
ness between the power and the ground plane was 1.397 mm
with a loss tangent equal to 0.01. The calculated results are
plotted in Fig. 3(a)–(c). As discussed in [10], each cavity reso-
nance peak is solely determined by one specific cavity mode, so
the series converged quickly in the sense of achieving accurate
cavity resonances. However, this fast convergence did not apply
to the series resonances (the nulls). The first series resonance
is caused by the board capacitance and the effective inductance
contributed by all cavity modes, as shown by the equivalent cir-
cuit of Fig. 4 for the input impedance of a power bus structure.
Adding more terms will shift the series resonance to a lower
frequency, as observed in Fig. 3(a). To ensure the convergence
of the series resonance frequency, and in the double
summation had to be set to at least 2000, which led to a consider-
able computation time (about 21 min in an Alpha Station XP900
computer with 466 MHz CPU for 500 frequency points from 1
to 500 MHz). Though the computation time could be consider-
ably reduced by using the single summation in (5) (about 1.1 s
for ), we found that the convergence of the series res-
onance calculation was still poor, as shown in Fig. 3(b). This was
due to the slow convergence of the series in (A4). To speed up
the convergence of the series resonance calculation, we have de-
veloped a fast algorithm, as described in detail in the Appendix.
As shown in Fig. 3(c), the convergence was greatly improved by
the fast algorithm (10) (about 0.03 s for ). For the present
Fig. 5. Shift behavior of the first series resonance frequency in the input
impedance shown in Fig. 3, as the number of terms used increases in the double
summation (1), the single summation (5), or the fast algorithm (10).
case, over 1000 terms were needed in the single summation (5),
but just two terms would be enough with the fast algorithm (10).
The effect of the number of the terms on the shift of the
first series resonance frequency for the 237 162 mm board is
plotted in Fig. 5, with either the double summation (1), the single
summation (5), or the fast algorithm (10) used for the compu-
tation. Quick convergence for the series resonance calculation
was achieved with the fast algorithm. The series resonance fre-
quency estimated by the fast algorithm, however, was lower than
the more accurate frequency provided by the double summa-
tion. The deviation or error regarding the series resonance fre-
quency arises from the approximation (6) used in the process of
reducing the double series to the single series, and is physically
a result of overestimating the contribution from very high-order
modes to the effective inductance. This suggests that the error
can probably be compensated for by subtracting a “virtual” in-
ductance term. Plotted in Fig. 6(a) are the imaginary parts of
the input impedances for a 300 200 mm board with a dielec-
tric thickness of 1.6 mm and a loss tangent of 0.02, estimated
using either the fast algorithm (10) (the computation time was
about 0.3 s for 3000 frequency points) or the double summation
(1) (about 15 min). The board was fed at (15 mm, 15 mm) with
the port half-width mm. The difference between the
obtained results, that is the error due to the approximation (6),
is plotted in Fig. 6(b). Except for a relatively large error around
the cavity resonance frequencies, which arose from a slight de-
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Fig. 6. Imaginary part of the input impedance for a 300200 mm board.
(a) Comparison and (b) error between the results calculated by the double
summation (1) and the fast algorithm (10).
viation (less than 1 MHz) in the cavity resonance frequencies
estimated by the fast algorithm (10) and the double summation
(1), as well as from the sharp behavior of the cavity resonance
peaks, the error can be well fitted by the impedance of an induc-
tance term with its value equal to 0.223 nH.
A numerical study on various boards with different geometric
and material parameters demonstrated that this “virtual” induc-
tance was only proportional to the thickness of the dielectric
layer, and was almost completely unaffected by the other param-
eters. The expression for the “virtual” inductance term is then
given as
nH (11)
with in millimeters.
It is well known that the inductive contribution observed at
a port is strongly related to its dimensions. A wider port cor-
responds to a smaller inductive contribution. At high frequen-
cies, the inductive contribution is usually determined by the cir-
cumference rather than the area of the port. For the inductive
contribution from a 2-D square port of width and the in-
ductive contribution from a 1-D linear port of width to be
equivalent to each other, the relation has to hold, as
shown in Fig. 2(b). This suggests that the error due to (6) could
also be compensated for by doubling the port dimension in
the fast algorithm. In Fig. 7, we compare the input impedance
Fig. 7. Comparison of the input impedances calculated by three different
schemes for the 300200 mm board. (a) For frequencies up to 3 GHz.
(b) Enlarged around the first series resonance frequency. (c) Enlarged around
the first cavity resonance frequency.
calculated by the double summation with that obtained using
the fast algorithm, compensated by either subtracting the “vir-
tual” inductance term or doubling the port dimension for the
300 200 mm board. The accuracy of the fast algorithm and
the equivalence between the two compensation techniques were
clearly demonstrated by the very good agreement among the
results. The equivalence between the two compensation tech-
niques is also proven analytically in the Appendix.
The merit of the fast algorithm is also discussed here for
the transfer impedance between two ports at different locations
and . As described in Section II, the single series
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Fig. 8. Transfer impedance of the 300200 mm board calculated by (a) the
double summation (1), (b) the single summation (5), or (c) the fast algorithm.
N is the number of terms used in the calculations.
in (5) is already rapidly converging as . As (but
), using (7)–(9) seems to be a better way to achieve fast
calculation. The transfer impedance between two ports located
at (15 mm, 15 mm) and (15 mm, 185 mm) on the 300 200 mm
board, calculated by the double summation (1), directly by the
single summation (5), and by the fast algorithm [(5) together
with (7)–(9)], is plotted in Fig. 8(a), (b), and (c) for the different
numbers of terms used in the calculations. Though the double
summation (1) enabled much faster convergence (the computa-
tion time was about 1.9 s for 3000 frequency points as )
for the transfer impedance than for the input impedance shown
in Fig. 3(a), the benefit of using the single summation (5) was
still obvious (the number of terms that had to be calculated was
reduced roughly from to , and the computation time was
about 0.27 s for ). Using the fast algorithm [com-
bining (7)–(9) with (5)], however, did not greatly improve the
transfer impedance calculation, as shown in Fig. 8(b) and (c) (in
Fig. 8(c), the computation was still about 0.27 s for ).
Finally, good agreement between the converged results (with
) in Fig. 8(a) and those in Fig. 8(b) or (c) indicate that
neither (6) nor the port dimension significantly affected the
calculated transfer impedance.
IV. CONCLUSION
We have developed a fast algorithm based on the full cavity-
mode model for accurately calculating the power bus impedance
in multilayer PCBs. The fast algorithm is based on a closed-form
expression for the impedance matrix of a rectangular power
bus structure. This expression was obtained by reducing the
original double infinite series to a single infinite series under the
approximation (6), and the computation of the single summation
was further accelerated analytically. The convergence speed was
greatly improved by the fast algorithm, particularly for the input
impedance. For the example of Fig. 3, more than 1000 terms in
the single summation (5) had to be computed to achieve good
accuracy, but computation of only two terms was enough with
the fast algorithm. Though use of (6) in the reducing process will
result in an error between the results calculated by the fast algo-
rithm and those calculated with the double summation, we found
that this error can be compensated for by either subtracting a
“virtual” inductance term or doubling the port dimension .
These two compensation techniques were found to be almost
equivalent.
The fast algorithm presented in this paper is valid for a
rectangular power bus structure. In addition, the fast algorithm,
together with a segmentation method we previously reported,
can be easily applied to more complicated power bus structures
whose patterns consist of several segments of rectangles [16],
[17] and/or right-angled triangles [18], and is also applicable to
via-connected power bus stacks [19].
APPENDIX
FAST ALGORITHM FOR THE SELF-INPUT IMPEDANCE
The self-input impedance can be simply obtained from the
transfer impedance by setting in (1) or (5). The expression
for the self-input impedance is then given in the single series as
(A1)
with
(A2)
(A3)
(A4)
where , . When
, the series in (A3) should quickly converge, since the factor
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rapidly decreases as increases. How-
ever, when for the series in (A4), the convergence is
not good, because
(A5)
To speed up the convergence of the series in (A4), we rewrite
the series as
(A6)
with
(A7)
(A8)
where the series in (A7) converges much faster than that in (A4),
while the series in (A8) is analytically summable. Using the
relation
(A9)
and making use of (7), we can express (A8) as
(A10)
with
(A11)
(A12)
where , for , and
for . Thus, the final expression
for the input impedance is given as
(A13)
As described in [10], the power bus structure can be simply
modeled as an series branch below the first cavity reso-
nance frequency, where , given by (A2) as ,
approaches zero at very low frequency) is the interplane ca-
pacitance, and is the effective inductance contributed by all
cavity modes. In other words, all terms in (A13) contribute to
this effective inductance. However, as long as the port dimen-
sion is small enough, compared with the board dimensions,
the main contribution is made by of (A11) and is approxi-
mately given as
(A14)
for a port located away from the periphery of the board (that
is, and ). The remaining contributions from
the other terms modify the main contribution. The contributions
from of (A2) and of (A1) can almost be ignored. The
contributions from of (A3) and of (A12) represent the
part depending on the port location and the aspect ratio
of the board, but are insensitive to the port dimension as if
the port is not located on the edges ( or ) or
the corners ( and ) of the board. The effective
inductance is doubled at the edges and quadrupled at the corners,
compared with that given in (A14), because of the contributions
from of (A12) for and/or of (A3) for
(in this case ).
As discussed in Section III, an error occurs as the double in-
finite series is reduced to the single infinite series. This error is
due to the approximation (6) which results in an overestimation
of the effective inductance , since the 2-D port was regarded
as a 1-D port. This error can be compensated for by either sub-
tracting a “virtual” inductance term , given in (11), or dou-
bling the port dimension in (A13). As stated above, doubling
the port dimension has almost no effect on the contribution to
the effective inductance from the other terms in (A13), but does
affect the contribution from of (A11). According to (A14),
doubling the port dimension slightly decreases the effective
inductance, and the amount of the decrease can be obtained as
(nH) (with in millimeters),
which is exactly the same as given in (11). Therefore, whether
a “virtual” inductance term is subtracted or the port dimension
is doubled makes almost no difference. We should point out,
though, that the compensation for a port located on the edges is
not necessary, since in this case, it is better to consider the port
itself to be 1-D rather than 2-D.
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